NPTEL Video Course : NOC:VLSI Design Flow: RTL to GDS

Lecture 53 - Post-layout Verification and Signoff