NPTEL Video Course : Design Verification and Test of Digital VLSI Circuits

Lecture 10 - Two level Boolean Logic Synthesis - 3